



HOW TO USE THIS MICRO CHART

The INSTRUCTION SET section describes each instruction and gives its addressing modes, assembler syntax, size, execution time, and effect on the flags.

The OPERANDS AND ADDRESSING section has general information on operand sizes, data organization in memory and registers, addressing modes, stacks, and queues.

The EXCEPTION PROCESSING section explains the 68000's response to errors, traps, interrupts, and other unusual conditions and its use of reserved memory locations.

The PINOUTS section lists the IC package pin numbers and signal names.

The ABBREVIATIONS section defines abbreviations used throughout this Micro Chart.

ABBREVIATIONS

- * = Active low signal name suffix, or boolean inversion
\$ = Hexadecimal
Ad = Destination Address register (A0-A7)
An = Address register (A0-A7)
As = Source Address register (A0-A7)
addr = address
addr.L = 32-bit absolute address
addr.W = 16-bit absolute address
B = Operand size is byte
Bn = Operand size is byte or word
BWL = Operand size is byte, word, or long word
C = Carry flag in CCR
cc = Any of the sixteen condition codes: CC, CS, EQ, F, GE, GT, HI, LE, LS, LT, MI, NE, PL, T, VC, or VS
CCR = Condition Code register
CLKs = Execution time of instruction in CLK cycles
da3 = 3-bit immediate data
da4 = 4-bit immediate vector number
da8 = Immediate data byte
da16 = Immediate data word
da32 = Immediate data long word
Dd = Destination Data register (D0-D7)
di8 = 8-bit displacement
di16 = 16-bit displacement
Dn = Data register (D0-D7)
Ds = Source Data register (D0-D7)
dst = Destination operand
ea = Effective address
Hex = Hexadecimal
III = Interrupt mask (Bits 10,9,8) in SR
L = Operand size is long word
LSB = Least significant (low order) bit; Bit 0
MSB = Most significant (high order) bit
N = Negative flag in CCR
PC = Program Counter
PI = Privileged instruction
Rd = Destination register (A0-A7 or D0-D7)
Reads = Number of read bus cycles during instruction execution
reg = Register
regs = Registers
Rs = Source register (A0-A7 or D0-D7)
S = Supervisor bit (Bit 13) in SR
SP = Stack Pointer register (A7 or USP)
SR = Status register, including CCR
src = Source operand
SSP = Supervisor Stack Pointer register
T = Trace bit (Bit 15) in SR
USP = User Stack Pointer register
V = Overflow flag in CCR
W = Operand size is word
WL = Operand size is word or long word
Words = Length of instruction in words
Writes = Number of write bus cycles during instruction execution
X = Extend flag in CCR
Xn = Index register (A0-A7 or D0-D7)
Z = Zero flag in CCR

OPERANDS AND ADDRESSING

INSTRUCTIONS: 1 to 5 words. Operation, register, length, and sometimes operand are given in first (Operation) word. 0-4 Extension words specify immediate data, source address, and destination address operands in that order; each, if present, is 1-2 words.

REGISTERS: Sixteen 32-bit general purpose registers consisting of eight Data registers (D0-D7) and eight Address registers (A0-A7), one 32-bit Program Counter (PC), and one 16-bit Status Register (SR). The Condition Code register (CCR) is the lower byte of the SR. A7 is the system Stack Pointer. One of two registers, SSP or USP, is used as A7; when one is active, the other is inaccessible; use Supervisor and User States below.

STATUS AND CONDITION CODE REGISTERS:

Table with columns: System Byte, User Byte, CCR. Row 1: Bit: 15, 8, 7, 0. Row 2: SR: T O S O O I I I O O O X N Z V C

T: 1 = Trace mode, 0 = execute mode
S: 1 = Supervisor state, 0 = User state
III: Interrupt priority:
111 = 7 (highest and non-maskable)
000 = 0 (lowest)
X,N,Z,V,C - See Flags
Other bits are usually zero

SUPERVISOR STATE: The CPU is in Supervisor state when S=1. A7 is the SSP. All memory accesses are to the Supervisor memory space. All instructions are allowed. Only these privileged instructions can switch the CPU to User state by clearing the S bit: ANDI to SR, EORI to SR, MOVE to SR, or RTE.

USER STATE: The CPU is in User state when the S=0. A7 is the USP. All memory accesses are to the User memory space. An attempt to execute a Privileged instruction will cause an exception. Only an exception can switch the CPU to the Supervisor state.

OPERANDS

BIT NUMBERS: Low order (least significant) bit is numbered 0.
OPERAND SIZES: Add suffix .B, .W, or .L to instruction mnemonic for Byte (8 bits), Word (16), or Long Word (32). The default size is Word.

DATA REGISTER OPERANDS (D0-D7): can be 1, 8, 16, or 32 bits. Only low order part of register is used or changed for byte and word operands; high order part is not affected. Only one bit is used or changed for bit operations.

ADDRESS REGISTER OPERANDS (A0-A7): If destination, all 32 bits are affected, and SOURCE WORD OPERAND IS SIGN-EXTENDED to 32 bits before operation. If source, all or low order half is used.

INDEX REGISTER (A0-A7 or D0-D7): Any address or data register can be used as a word (Xn.W, sign-extended low order word) or a long word (Xn.L) index register.

MEMORY OPERANDS: can be 1, 8, 16, or 32 bits. 1 byte per address. High order byte of word has same address (always even) as word; low order byte has next higher addresses (odd). Instructions and multibyte data start on even addresses. Long word at address N has second word at address N+2; second long word is at address N+4. Most significant digit of BCD byte is in high order bits; less significant digits are in bytes at higher addresses. The FC2-FC0 outputs distinguish program references from data references; all writes are data references; all operand reads except PC relative are data references.

Table with columns: FC2, FC1, FC0, Cycle Type. Rows: L L L (reserved by Motorola), L L H User Data, L H L User Program, L H H (reserved for user def.), H L L (reserved by Motorola), H L H Supervisor Data, L H H Supervisor Program, H H H Interrupt Acknowledge

The data bus strobes define how the data bus is used:

Table with columns: Data Strobes, Bus Use. Rows: UDS* LDS* RW* D15-08 D7-D0, H H x n n, L L H 15-8 7-0, L L H n 7-0, L H H 15-8 n, L L L 15-8 7-0, L L L 7-0n 7-0, H L L 15-8 15-8m

* = Active low signal
H = High
L = Low
x = Don't care
n = No valid data
m = Maybe

STACKS AND QUEUES

SYSTEM STACK: A7 is the system Stack Pointer used for subroutine calls. See Operands and Addressing. The stack grows from higher to lower addresses; SP points to last word pushed on stack; SP decrements before push, increments after pop. Any instruction using -(A7) as the destination operand is a push; any instruction using (A7)+ as the source operand is a pop.

USER STACK: To grow from higher address to lower address, use -(Ad) to push, (As)+ to pop. An points to top item. To grow from lower address to higher address, use (Ad)+ to push, -(As) to pop; An points to next free spot.

USER QUEUE: A FIFO list. To grow from lower address to higher address, use (Ad)+ to put, -(As) to get. To grow from higher address to lower address, use -(Ad) to put, (As)+ to get.

ADDRESSING MODES

SOURCE DESTINATION: Instructions that move data from a source to a destination are written in the form: mnemonic src,dst

IMPLIED: Operand is in one of these registers: CCR, PC, SR, SP, SSP, or USP. Example: TRAPV

QUICK IMMEDIATE (.Q #): 3-bit operand (1 to 8) is in operation word for ADDQ and SUBQ; 8-bit operand (-128 to +127) is in operation word for MOVEQ. Example: ADDQ #7,D3

IMMEDIATE (#da): Byte operand is in low order byte of extension word; word operand is in extension word; long word operand is in 2 extension words. Example: ORI.B #37F,D6

ABSOLUTE SHORT (addr.W): Extension word, sign-extended to 32 bits, is address of operand. Example: ASL VAR6.W

ABSOLUTE LONG (addr.L): Two extension words are 32-bit address of operand. Example: CLR COUNT.L

PROGRAM COUNTER RELATIVE WITH DISPLACEMENT (di16(PC)): Address of operand is sum of address of extension word and sign-extended displacement in extension word. Example: LEA LOOKUP(PC),A4

PROGRAM COUNTER RELATIVE WITH INDEX AND DISPLACEMENT (di8(PC,Xn)): Address of operand is sum of address of extension word, contents of index register, and sign-extended displacement in low byte of extension word. Index register can be any Address or Data register. Example: JMP NEXT(PC,D1,L)

DATA REGISTER DIRECT (Dn): Operand is in data register. Example: CLR.B D0

ADDRESS REGISTER DIRECT (An): Operand is in address register. Example: CMPA.L D0,A0

ADDRESS REGISTER INDIRECT ((An)): Address of operand is in address register. Example: LSR (A5)

ADDRESS REGISTER INDIRECT WITH PREDECREMENT (- (An)) or POSTINCREMENT ((An)+): Address of operand is in address register. Address register is decremented before use or incremented after use by 1, 2, or 4 depending on operand size. If size is byte and register is SP, adjustment is by 2, not 1. Examples: TRS -(A1) NEG.B (A6)+

ADDRESS REGISTER INDIRECT WITH DISPLACEMENT (di16(An)): Address of operand is sum of sign-extended extension word and address register contents. Example: EORI.B #55,LIGHTS(A2)

ADDRESS REGISTER INDIRECT WITH INDEX AND DISPLACEMENT (di8(An,Xn)): Address of operand is sum of address register contents, index register contents, and sign-extended displacement in LOW BYTE of extension word. Example: ROL.W BITAS(A0,A1,W)

ASCII

Table with columns: MSD, LSD, 0, 1, 2, 3, 4, 5, 6, 7. Rows: 0 0000 NUL DLE SP 0 @ P 0 a q, 1 0011 SHL DCL 1 1 B R b r, 2 0010 STX DCD # 2 B R b r, 3 0011 ETX DCC # 3 C S C s, 4 0100 EOT DC4 \$ 4 D U d u, 5 0101 ENQ NAK % 5 F V f v, 6 0110 ACK SYN * 6 F V f v, 7 0111 BEL ETB * 7 G W g w, 8 1000 BS CAN (8 H X h x, 9 1001 HT EM) 9 I Y i y, A 1010 LF SUB S ; : J Z j z, B 1011 VT ESX + ; : K [] k {

EXCEPTION PROCESSING

The CPU's response to unusual internal or external conditions.

EXCEPTION VECTORS: Number Addr. Dec Hex Hex Use. CLKs.Reads.Writes

Table with columns: Number, Addr, Dec Hex, Hex Use, CLKs.Reads.Writes. Rows: 0 00 000000 (Reset SSP; see note below), 1 01 000004 RESET* 40.6.0, 2 02 000008 Bus Error (BERR*) 50.4.7, 3 03 00000C Address Error 50.4.7, 4 04 000010 Illegal Instruction 34.4.3, 5 05 000014 Divide by zero 42.5.4, 6 06 000018 CHK operand out of bounds, 7 07 00001C TRAPV when V=1 34.4.3, 8 08 000020 Privilege violation 34.4.3, 9 09 000024 Trace 34.4.3, 10 0A 000028 Line 1010 emulator 34.4.3, 11 0B 00002C Line 1111 emulator 34.4.3, 12 0C 000030 (reserved), 13 0D 000034 (reserved), 14 0E 000038 (reserved), 15 0F 00003C Uninitialized irpt 44.5.3, 16 10 000040 (reserved), to to, 23 17 00005C (reserved), 24 18 000060 Spurious irpt 44.5.3, 25 19 000064 Ext irpt 1 autovector 44.5.3, 26 1A 000068 Ext irpt 2 autovector 44.5.3, 27 1B 00006C Ext irpt 3 autovector 44.5.3, 28 1C 000070 Ext irpt 4 autovector 44.5.3, 29 1D 000074 Ext irpt 5 autovector 44.5.3, 30 1E 000078 Ext irpt 6 autovector 44.5.3, 31 1F 00007C Ext irpt 7 autovector 44.5.3, 32 20 000080 TRAP #0 instruction 38.4.4, to to, 47 2F 0000BC TRAP #15 instruction 38.4.4, 48 30 0000C0 (reserved), to to, 63 3F 0000FC (reserved), 64 40 000100 0th User interrupt 44.5.3, to to, 25 5F 0003FC 191st User interrupt 44.5.3

Vectors 0 and 1 are in Supervisor Program memory space; all others are in Supervisor Data memory space.

EXCEPTION VECTORS: Each (except 0) holds the long word address of an exception handling routine. Vector 0 is not a vector; it is the value loaded into the SSP after a RESET*.

VECTOR NUMBER: Provided by CPU or external logic. When multiplied by four, gives address of vector.

EXCEPTION PROCESSING TIMES: CLKs is the number of CPU CLK cycles to process the exception and fetch the first two words of the handler routine. Assumes a four CLK interrupt acknowledge bus cycle and no wait states. If CLKs are not shown here, see the Instruction Set section.

EXCEPTION PRIORITIES (Highest to Lowest): Reset; bus error and halt; address error; trace; external (user) interrupts 7 through 1; illegal instruction; privilege violation; trap, check, and divide by zero.

EXCEPTION PROCESSING: All exception processing is done in the Supervisor state including use of the SSP for stacking. Exception not below the level of 1. Sees SR internally. 2. Forces S=1 and T=0 in SR. 3. Gets the vector number. 4. Pushes the saved SR then the PC onto the stack using the SSP. 5. Loads the PC from the exception vector. 6. Executes handler routine. The saved PC is usually the address of the first word of the next instruction.

EXCEPTION DESCRIPTIONS

Listed in order of decreasing priority. (reserved): Reserved for future use by Motorola; do not use

RESET*: If RESET* and HALT* are BOTH input low, the current bus cycle is aborted, and exception processing begins when they return high. The interrupt mask is set to 7 (III=111) no stacking occurs, and the SSP and PC are loaded from Vectors 0 and 1. No other CPU registers are affected. The CPU outputs RESET* low when it executes the RESET instruction, but no registers are affected.

BUS ERROR: When BERR* is input low, the CPU aborts the current bus cycle and floats the address and data buses. When the BERR* input returns high, the CPU stacks the Program Counter (unpredictable value), the Status Register, and four more words in this order: 1. The first word of the executing instruction. 2. The lower 16 bits of the aborted bus address; 3. The upper 16 bits of the address; 4. Five bits of bus cycle information: Bit 4: 1-read, 0-write; Bit 3 = 0 if the CPU was executing an instruction or processing a TRAP. TRAP, CHK or divide by zero. If exception: Bit 3 = 1 if the CPU was processing any other exception; Bits 2-0: FC2-FC0.

When HALT* and BERR* are both input low, the CPU will abort the cycle, then re-run it when BERR* then HALT* return high. If a bus error occurs during bus or address error exception processing or while reading the vector table, the CPU halts.

HALT*: When HALT* is input low (with RESET* and BERR* high), the CPU finishes the current bus cycle, stops, and floats the address and data lines. Bus arbitration operates normally during halt. The CPU will continue when HALT* returns

high. The CPU outputs HALT* low when it stops because of double bus fault. The only a low input on RESET* can restart the CPU. See RESET* and BERR*.

ADDRESS ERROR: When the CPU fetches a word from an odd address, it responds as it does for a bus error. If a bus error occurs during address error exception processing, the CPU halts.

TRACE: When T=1 in the SR, an exception is forced after each instruction executes. An exception caused by an instruction is processed before the Trace exception is.

EXTERNAL INTERRUPTS: External logic encodes a priority level on IPL2*, IPL1*, IPL0* (level sensitive). Level 7 is highest and not maskable. Level 1 is lowest. Level 0 is no interrupt. If the encoded level is 7, or greater than III, the CPU starts exception processing after it completes the current instruction. The CPU sets III to the encoded value when it forces S=1 and T=0 in the SR. The vector number is supplied internally (autovector) if VPA* is low or externally (Interrupt Acknowledge bus cycle) if VPA* is high; if BERR* is low, the Spurious Interrupt vector is used. Uninitialized 68000 support chips give vector number 15.

USER INTERRUPTS: These are external interrupts for which external logic provides an 8-bit vector (\$40-\$FF) during the Interrupt Acknowledge bus cycle.

ILLEGAL, EMULATOR, AND UNIMPLEMENTED INSTRUCTIONS: Any invalid instruction opcode will cause an exception. Motorola reserves each of these for future definition except as follows. Opcodes \$A4FA, \$A4FB, and \$A4FC will always cause an illegal instruction exception; the first two are reserved for Motorola products, and the third is reserved for customer use. An opcode with 1010 (\$Axxx) or 1111 (\$Fxxx) in Bits 15-12 will cause a Line 1010 or Line 1111 Emulator exception, respectively. All other unimplemented opcodes cause an Illegal Instruction exception.

PRIVILEGE VIOLATION: Execution of a privileged instruction (PI) in User state causes a privilege violation exception (ANDI #da16,SR; EORI #da16,SR; MOVE src,SR; MOVE As,USP; MOVE USP,Ad; ORI #da16,SR; RESET; RTE; STOP #da16). The saved PC is the address of the first word of the PI.

TRAP, TRAPV, AND CHK: The TRAP instruction always causes a trap exception, and four bits in the instruction word provide part of the vector number. The TRAPV and CHK instructions cause an exception if certain conditions exist when they execute.

BUS ARBITRATION: determined by the BR*, B0*, and BGACK* signals.

PINOUTS

68000 64-Pin DIP, Top View

Table with columns: Pin, Signal, Description. Rows: D4=1 64=D5, D3=2 63=D6, D2=3 62=D7, D1=4 61=D8, D0=5 60=D9, AS* 6 59=D10, UDS* 7 58=D11, LDS* 8 57=D12, RW* 9 56=D13, DTACK* 10 55=D14, B0* 11 54=D15, BGACK* 12 53-GND, BR* 13 52-A23, VCC 14 51-A22, CLK 15 50-A21, GND 16 49-VCC, HALT 17 48-A20, RESET 18 47-A19, VMA 19 46-A18, E 20 45-A17, VPA 21 44-A16, BERR 22 43-A15, IPL2 23 42-A14, IPL1 24 41-A13, IPL0 25 40-A12, FC2-26 39-A11, FC1 27 38-A10, FC0 28 37-A9, A1 29 36-A8, A2 30 35-A7, A3 31 34-A6, A4 32 33-A5

Author: Curtis A. Ingraham
Micro Logic Corp. (©1987)
SVG version by RetroParla (2024)



