



Z80 CPU MICROPROCESSOR INSTANT REFERENCE CARD

Single-Byte-Opcode to Instruction Conversion table with columns 0-15 and rows 0-15.

Multi-Byte-Opcode to Instruction Conversion table with columns CB00-CBFF and rows 0-15.

Hex and Decimal Conversion table with columns 0-15 and rows 0-15.

Powers of Two table with columns 1-24 and rows 1-24.

Unsigned Comparisons table with columns A <= B, A = B, A >= B, A > B and rows YES/NO.

Interrupts and Reset table with columns MODE 0, MODE 1, MODE 2 and rows A11-A20.

Status Flags table with columns S, Z, H, P/V, N, C and rows YES/NO.

General Instruction Description (except shifts) table with columns ADC x, y, ADD x, y, AND x, A, etc.

ASCII Character Set table with columns MSD, LSD and rows 0-15.

Registers table with columns main, alternate, special and rows A, B, D, H.

Registers table with columns A, B, D, H and rows A=Accumulator, F=Flags, etc.

Registers table with columns A, B, D, H and rows A=Accumulator, F=Flags, etc.

Example of reading instruction set tables: ADC A,A ... ADC A,- entry says to see table; table shows opcode 8F; 4 states; and flag code 'A' which is defined under 'Flag Codes'.
 ADC HL,BC ... 2 byte opcode is ED,4A; flag code is H; takes 15 states. CALL C, address ... opcode is DC followed by 2 byte address; flag code is Z; states are described by note 5.

Instruction Set

Instruction	Opcode	States	Flag Codes
ADC A,-	A-	11	(IX+d),C
ADC A,A	A,A	11	(IX+d),D
ADC HL,HL	HL,HL	11	(IX+d),E
ADC HL,SP	HL,SP	11	(IX+d),H
ADD A,-	A-	11	(IX+d),L
ADD A,A	A,A	11	(IX+d),A
ADD HL,BC	HL,BC	11	(Y+d),B
ADD HL,DE	HL,DE	11	(Y+d),C
ADD HL,HL	HL,HL	11	(Y+d),D
ADD HL,SP	HL,SP	11	(Y+d),E
ADD IX,BC	IX,BC	11	(Y+d),F
ADD IX,DE	IX,DE	11	(Y+d),G
ADD IX,HL	IX,HL	11	(Y+d),H
ADD IX,SP	IX,SP	11	(Y+d),I
ADD IY,BC	IY,BC	11	(aa),A
ADD IY,DE	IY,DE	11	(aa),BC
ADD IY,HL	IY,HL	11	(aa),DE
ADD IY,SP	IY,SP	11	(aa),HL
AND -	-	11	(aa),IX
AND A,A	A,A	11	(aa),IY
AND C,C	C,C	11	(aa),SP
AND HL,HL	HL,HL	11	(A),(BC)
AND HL,SP	HL,SP	11	(A),(DE)
CALL aa	aa	11	(A),(aa)
CALL C,aa	C,aa	11	A,I
CALL M,aa	M,aa	11	A,R
CALL NC,aa	NC,aa	11	A,-
CALL NZ,aa	NZ,aa	11	B,-
CALL P,aa	P,aa	11	BC,(aa)
CALL PE,aa	PE,aa	11	BC,aa
CALL PO,aa	PO,aa	11	C,-
CALL Z,aa	Z,aa	11	C,-
CF	-	11	D,-
CPD	-	11	D,(aa)
CPDR	-	11	DE,(aa)
CPI	-	11	DE,-
CPIR	-	11	E,-
CPL	-	11	H,-
DAA	-	11	HL,(aa)
DEC (HL)	(HL)	11	HL,aa
DEC (IX+d)	(IX+d)	11	IA
DEC (IY+d)	(IY+d)	11	IX,(aa)
DEC A	A	11	IX,aa
DEC B	B	11	IY,(aa)
DEC BC	BC	11	IY,aa
DEC C	C	11	L,-
DEC D	D	11	R,A
DEC DE	DE	11	SP,(aa)
DEC E	E	11	SP,HL
DEC H	H	11	SP,IX
DEC HL	HL	11	SP,IY
DEC IX	IX	11	SP,aa
DEC IY	IY	11	LDD
DEC L	L	11	LDD
DEC SP	SP	11	LDD
DI	-	11	LDD
DJNZ d	d	11	LDIR
EX (SP)HL	(SP)HL	11	NOP
EX (SP)IX	(SP)IX	11	OR
EX (SP)IY	(SP)IY	11	OTDR
EX AF,AF'	AF,AF'	11	OTIR
EX DE,HL	DE,HL	11	OUT (C),A
EXX	-	11	OUT (C),B
HALT	-	11	OUT (C),C
IM 0	0	11	OUT (C),D
IM 1	1	11	OUT (C),E
IM 2	2	11	OUT (C),H
IN A,(C)	A,(C)	11	OUT (C),L
IN A,(n)	A,(n)	11	OUT (n),A
IN B,(C)	B,(C)	11	OUTD
IN C,(C)	C,(C)	11	OUTI
IN D,(C)	D,(C)	11	POP AF
IN E,(C)	E,(C)	11	POP BC
IN H,(C)	H,(C)	11	POP DE
IN L,(C)	L,(C)	11	POP HL
IN (HL)	(HL)	11	POP IX
IN (IX+d)	(IX+d)	11	POP IY
IN (IY+d)	(IY+d)	11	PUSH AF
IN A	A	11	PUSH BC
IN B	B	11	PUSH DE
IN BC	BC	11	PUSH HL
IN C	C	11	PUSH IX
IN D	D	11	PUSH IY
IN DE	DE	11	RES
IN E	E	11	RET C9
IN H	H	11	RET D8
IN HL	HL	11	RET F8
IN IX	IX	11	RET D0
IN IY	IY	11	RET C0
IN L	L	11	RET F0
IN SP	SP	11	RET E8
IND	-	11	RET E0
INDR	-	11	RET Z
INI	-	11	RETI
INIR	-	11	RETN
JP (HL)	(HL)	11	RL
JP (IX)	(IX)	11	RLA
JP (IY)	(IY)	11	RLC
JP aa	aa	11	RLCA
JP C,aa	C,aa	11	RLD
JP M,aa	M,aa	11	RR
JP NC,aa	NC,aa	11	RRR
JP NZ,aa	NZ,aa	11	RRC
JP P,aa	P,aa	11	RRA
JP PE,aa	PE,aa	11	RRC
JP PO,aa	PO,aa	11	RRA
JP Z,aa	Z,aa	11	RRC
JR C,d	C,d	11	RST 00H
JR d	d	11	RST 08H
JR NC,d	NC,d	11	RST 10H
JR NZ,d	NZ,d	11	RST 18H
JR Z,d	Z,d	11	RST 20H
LD (BC),A	(BC),A	11	RST 28H
LD (DE),A	(DE),A	11	RST 30H
LD (HL),A	(HL),A	11	RST 38H
LD (HL),B	(HL),B	11	SBC A,-
LD (HL),C	(HL),C	11	SBC HL,BC
LD (HL),D	(HL),D	11	SBC HL,DE
LD (HL),E	(HL),E	11	SBC HL,HL
LD (HL),H	(HL),H	11	SBC HL,SP
LD (HL),L	(HL),L	11	SCF
LD (HL),n	(HL),n	11	SET
LD (HL),n	(HL),n	11	SLA
LD (IX+d),A	(IX+d),A	11	SRA
LD (IX+d),B	(IX+d),B	11	SRL
		11	SUB
		11	XOR

BIT	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)
BIT 0	CB,47	CB,40	CB,41	CB,42	CB,43	CB,44	CB,45	CB,46	DD, CB,d,46	FD, CB,d,46
BIT 1	CB,4F	CB,48	CB,49	CB,4A	CB,4B	CB,4C	CB,4D	CB,4E	DD, CB,d,4E	FD, CB,d,4E
BIT 2	CB,57	CB,50	CB,51	CB,52	CB,53	CB,54	CB,55	CB,56	DD, CB,d,56	FD, CB,d,56
BIT 3	CB,5F	CB,58	CB,59	CB,5A	CB,5B	CB,5C	CB,5D	CB,5E	DD, CB,d,5E	FD, CB,d,5E
BIT 4	CB,67	CB,60	CB,61	CB,62	CB,63	CB,64	CB,65	CB,66	DD, CB,d,66	FD, CB,d,66
BIT 5	CB,6F	CB,68	CB,69	CB,6A	CB,6B	CB,6C	CB,6D	CB,6E	DD, CB,d,6E	FD, CB,d,6E
BIT 6	CB,77	CB,70	CB,71	CB,72	CB,73	CB,74	CB,75	CB,76	DD, CB,d,76	FD, CB,d,76
BIT 7	CB,7F	CB,78	CB,79	CB,7A	CB,7B	CB,7C	CB,7D	CB,7E	DD, CB,d,7E	FD, CB,d,7E
STATES:	8								12	20

RES	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)
RES 0	CB,87	CB,80	CB,81	CB,82	CB,83	CB,84	CB,85	CB,86	DD, CB,d,86	FD, CB,d,86
RES 1	CB,8F	CB,88	CB,89	CB,8A	CB,8B	CB,8C	CB,8D	CB,8E	DD, CB,d,8E	FD, CB,d,8E
RES 2	CB,97	CB,90	CB,91	CB,92	CB,93	CB,94	CB,95	CB,96	DD, CB,d,96	FD, CB,d,96
RES 3	CB,9F	CB,98	CB,99	CB,9A	CB,9B	CB,9C	CB,9D	CB,9E	DD, CB,d,9E	FD, CB,d,9E
RES 4	CB,A7	CB,A0	CB,A1	CB,A2	CB,A3	CB,A4	CB,A5	CB,A6	DD, CB,d,A6	FD, CB,d,A6
RES 5	CB,AF	CB,A8	CB,A9	CB,AA	CB,AB	CB,AC	CB,AD	CB,AE	DD, CB,d,AE	FD, CB,d,AE
RES 6	CB,B7	CB,B0	CB,B1	CB,B2	CB,B3	CB,B4	CB,B5	CB,B6	DD, CB,d,B6	FD, CB,d,B6
RES 7	CB,BF	CB,B8	CB,B9	CB,BA	CB,BB	CB,BC	CB,BD	CB,BE	DD, CB,d,BE	FD, CB,d,BE
SET 0	CB,C7	CB,C0	CB,C1	CB,C2	CB,C3	CB,C4	CB,C5	CB,C6	DD, CB,d,C6	FD, CB,d,C6
SET 1	CB,CF	CB,C8	CB,C9	CB,CA	CB,CB	CB,CC	CB,CD	CB,CE	DD, CB,d,CE	FD, CB,d,CE
SET 2	CB,D7	CB,D0	CB,D1	CB,D2	CB,D3	CB,D4	CB,D5	CB,D6	DD, CB,d,D6	FD, CB,d,D6
SET 3	CB,DF	CB,D8	CB,D9	CB,DA	CB,DB	CB,DC	CB,DD	CB,DE	DD, CB,d,DE	FD, CB,d,DE
SET 4	CB,E7	CB,E0	CB,E1	CB,E2	CB,E3	CB,E4	CB,E5	CB,E6	DD, CB,d,E6	FD, CB,d,E6
SET 5	CB,EF	CB,E8	CB,E9	CB,EA	CB,EB	CB,EC	CB,ED	CB,EE	DD, CB,d,EE	FD, CB,d,EE
SET 6	CB,F7	CB,F0	CB,F1	CB,F2	CB,F3	CB,F4	CB,F5	CB,F6	DD, CB,d,F6	FD, CB,d,F6
SET 7	CB,FF	CB,F8	CB,F9	CB,FA	CB,FB	CB,FC	CB,FD	CB,FE	DD, CB,d,FE	FD, CB,d,FE
STATES:	8								15	23

RLC	RRC	RL	RR	SLA	SRA	SRL		
RLC	CB,07	CB,00	CB,01	CB,02	CB,03	CB,04		
RRC	CB,0F	CB,08	CB,09	CB,0A	CB,0B	CB,0C		
RL	CB,17	CB,10	CB,11	CB,12	CB,13	CB,14		
RR	CB,1F	CB,18	CB,19	CB,1A	CB,1B	CB,1C		
SLA	CB,27	CB,20	CB,21	CB,22	CB,23	CB,24		
SRA	CB,2F	CB,28	CB,29	CB,2A	CB,2B	CB,2C		
SRL	CB,37	CB,38	CB,39	CB,3A	CB,3B	CB,3C		
STATES:	8						15	23

Flag Codes


	C	Z	V	S	N	H
A	C	Z	V	S	N	H
B	C	Z	V	S	N	H
C	0	Z	P	S	0	1
D	0	Z	P	S	0	0
E	=	Z	V	S	0	H
F	=	Z	V	S	1	H
G	C	=	=	=	0	U
H	C	Z	V	S	0	U
I	C	Z	V	S	1	U
J	C	=	=	=	0	U
K	C	Z	P	S	0	0
L	=	Z	P	S	0	0
M	C	Z	P	S	=	H
N	=	=	=	=	1	1
O	=	=	=	=	0	0
P	U	F	U	U	1	U
Q	U	F	U	1	U	U
R	=	U	F	U	0	0
S	=	U	0	U	0	0
T	=	F	F	S	1	U
U	=	Z	F	S	0	U
V	=	Z	F	S	0	1
W	=	Z	P	S	0	U
X						
Y						
Z	=	=	=	=	=	=

Codes:
 0: reset
 1: set
 C: Carry*
 F: Footnote
 H: Half carry
 N: Add/Sub*
 P: Parity*
 S: Sign*
 U: Undefined*
 V: overflow*
 Z: Zero*
 -: not affected

- * Indicated flag affected by result
- (1) Z=1 if B becomes 0
- (2) PV=0 if BC becomes 0
- (3) PV=0 if BC becomes 0 and Z=1 if A=(HL)
- (4) PV=IFF2
- (5) Z=bit

ADC A,	A	B	C	D	E	H	L	(HL)	n	(IX+d)	(IY+d)	
ADC A,	8F	88	89	8A	8B	8C	8D	8E	Ce,n	DD,8E,d	FD,8E,d	
ADD A,	87	80	81	82	83	84	85	86	C6,n	DD,86,d	FD,86,d	
AND	A7	A0	A1	A2	A3	A4	A5	A6	E6,n	DD,A6,d	FD,A6,d	
CP	BF	B0	B9	BA	BB	BC	BD	BE	FE,n	DD,BE,d	FD,BE,d	
OR	B7	B0	B1	B2	B3	B4	B5	B6	F6,n	DD,B6,d	FD,B6,d	
SBC A,	9F	98	99	9A	9B	9C	9D	9E	DE,n	DD,9E,d	FD,9E,d	
SUB	97	90	91	92	93	94	95	96	D6,n	DD,96,d	FD,96,d	
XOR	AF	A8	A9	AA	AB	AC	AD	AE	EE,n	DD,AE,d	FD,AE,d	
LD A,	7F	78	79	7A	7B	7C	7D	7E	3E,n	DD,7E,d	FD,7E,d	
LD B,	47	40	41	42	43	44	45	46	06,n	DD,46,d	FD,46,d	
LD C,	4F	48	49	4A	4B	4C	4D	4E	0E,n	DD,4E,d	FD,4E,d	
LD D,	57	50	51	52	53	54	55	56	16,n	DD,56,d	FD,56,d	
LD E,	5F	58	59	5A	5B	5C	5D	5E	1E,n	DD,5E,d	FD,5E,d	
LD H,	67	60	61	62	63	64	65	66	26,n	DD,66,d	FD,66,d	
LD L,	6F	68	69	6A	6B	6C	6D	6E	2E,n	DD,6E,d	FD,6E,d	
STATES:	4				7				19			

Rotates and Shifts



Addressing

n n is immediate 8-bit data.
 aa aa is immediate 16-bit data or address to CALL to JP to.
 (aa) aa is address of data.
 (rr) 16-bit reg rr holds address of data or address to CALL or to JP to.
 (n) n is port number.
 (r) 8-bit reg r holds port number.
 (IX+d) IX+d is address of data (d is a 1 byte signed displacement).
 d In relative jumping, address to jump to is d + address of next instruction (d is signed).

Full 2 byte addresses in code, stack, and data areas are stored low byte followed by high byte. Thus JP 1234H is: C3,34,12.
 SP points to used byte at top of stack. PUSH decrements SP by 2.

Author: James D. Lewis
 Micro Logic Corp (©1981)
 SVG version by RetroParla (2019)



www.retroparla.com

Notes

- (1) 21 except 16 at termination
- (2) 13 except 8 at termination
- (3) 12 for success; 7 for failure
- (4) 11 for success; 5 for failure
- (5) 17 for success; 10 for failure
- (6) A to A15..A8 and n to A7..A0
- (7) B to A15..A8 and C to A7..A0
- (8) See faster version of 'Rotate A' instructions