Baffa Homebrew Projects

Baffa CP/M Single Board Computer 2

Back to Hardware Specifications Page

Single Board Computers are a simpler way to experience the capabilities of the Baffa-2 Homebrew Computer. They provide the main features of the "Baffa-2 Default Setup"(Baffa CP/M SBC) and the "Baffa-2 RomWBW Setup"(Baffa-2+ SBC) on a single, ready-to-use board. The Baffa-2+ SBC was created to power the Baffa-2+ Computer.

Default Features:
  • CPU: Z180 running at 18.432 MHz
  • Interface: Two high-speed serial ports up to 115200 Baud. Port A attached to video terminal. Port B can be connected to ESP-1 Modem Emulation.
  • Disk: SDCard Disk Module.
  • RAM: 512KB
  • ROM: 512KB RomWBW
  • RTC: DS1302 Real Time Clock
  • PSG: YM2149 / AY-3-8910
More info about...

Baffa-2+ Single Board Computer Rev.0

Baffa CP/M SBC2
Baffa CP/M SBC2 Rev.0


Related Files:

Firmware:


Bus Expansion Header

PinSignalPinSignal
1A02A1
3A24A3
5A46A5
7A68A7
9A810A9
11A1012A11
13A1214A13
15A1416A15
17A1618A17
19!M120A18
21CLK22!INT
23!MREQ24!WD
25!RD26!IORQ
27D028D1
29D230D3
31D432D5
33D634D7
35TX136RX1
37A1938!RESET
39GND40VCC
41!RFSH42-
43CLK244!BUSACK
45!HALT46!BUSRQ
47!WAIT48!NMI
49-50-
51-52-
53-54-
55-56-
57TX258RX2
59!INT160!INT2


IOBAR PSG Header

PinSignalPinSignal
1GND2VCC
3IOB74IOB6
5IOB56IOB4
7IOB38IOB2
9IOB110IOB0
11IOA712IOA6
13IOA514IOA4
15IOA316IOA2
17IOA118IOA0


CPU Settings

JP13
=Adds VCC to Port A
JP14
=Adds VCC to Port B
JP9
=Set DCD0 to low
JP10
=Connect X2 Clock to CLKA
JP11
=Connect X2 Clock to CLKB
JP15
=Connect X2 Clock to CLK2
JP2
=Connect TX1 to TXA
JP5
=Connect RX1 to RXA
JP6
=Connect TX2 to TXB
JP7
=Connect RX2 to RXB
JP16
=oROM Read-only
o=ROM Write Enabled

PSG Settings

Default Port Z180: 60h / 68h

JP19 (Use A4 for Enable JP4)
=o (1-2)VCC
o= (2-3)A4
JP18 (CS)VCCA4
pin1 |888888800h10h
pin2 8|88888880h90h
pin3 88|8888840h50h
pin4 888|8888C0hD0h
pin5 8888|88820h30h
pin6 88888|88A0hB0h
pin7 888888|860h70h
pin8 8888888|E0hF0h
JP12 (Enable Selector)
=o (1-2)CS
o= (2-3)A15
JP21 (Reg)
pin1 |88A14
pin2 8|8A3
pin3 88|A2


A2 (JP12 CS/A15)A3 (JP12 CS/A15)A14 (JP12 CS/A15)A15A14WRRD-BDIRBC1
0000h/8000h0000h/8000h0000h/8000h1001Y410
0004h/8004h0008h/8008h4000h/C000h1101Y511
0000h/8000h0000h/8000h0000h/8000h1010Y200
0004h/8004h0008h/8008h4000h/C000h1110Y301


JP20
=AY8910 TEST2
=YM2149 divides the input clock by 2
oodisabled

RTC Settings

Default Port RTC DS1312: 0Ch / 0Eh (000011x0)

Terminal Settings

JP4 - TX Port
=oConnect Terminal to TXA Port
o=Connect Terminal to TXB Port
JP8 - RX Port
=oConnect Terminal to RXA Port
o=Connect Terminal to RXB Port


Related Datasheets:



Related Projects:



Related Revisions:

  • Dev/2022 Rev.0
    * Fix RTC Address IC7 - Changes from 0xC0 to 0x0C

  • May/2022 Prototype (Schematics with errors)


Back to Hardware Specifications Page